In this paper, we present our experience on integrating timing constraint verification and analysis, by using the realtime scheduling theory, in an industrial context. The verification process has been integrated into a design flow at THALES Communications & Security. We focus our work on Software Radio Protocols (SRP). We have used ModelDriven Engineering technologies and the Cheddar schedulability analysis tool for our experiment. We show how we have modeled a complete SRP in UML MARTE, a profile for real-time embedded systems, before using model transformation to extract information for schedulability analysis with Cheddar.
INTRODUCTION
In this paper, we explore the modeling and the schedulability analysis of a Software Radio Protocol (SRP).
A SRP is a Real-Time Embedded System (RTES) in the telecommunication domain. As a RTES, a SRP has timing constraints. Schedulability analysis is thus necessary. This analysis is done by using the real-time scheduling theory.
This theory dates back to the 70s with the seminal Liu and Layland work [17] . Although the real-time scheduling theory is mature [36] the breakthrough in the industry is Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. HILT '12 , December 2-6, 2012, Boston, Massachusetts, USA. Copyright 2012 ACM 978-1-4503-1505-0/12/12 ...$15.00. not significant [39] . We believe this reluctance is due to the lack of domain-specific guidelines for system engineers. Even though tools exist to ease RTES' schedulability analysis, we believe they must be integrated directly into the domainspecific design tools. Developing bridges between the design tools and the analysis tools is one such possibility to accomplish this goal.
In this paper we study the applicability of the real-time scheduling theory on a SRP. In our solution, we use models coupled with schedulability analysis tools. Modeling and Analysis of Real Time Embedded systems (MARTE) [26] is a UML profile dedicated to RTES analysis. Cheddar [38] is a real-time schedulability analysis tool based on feasibility tests and simulation. We present our work on SRP modeling in MARTE and its analysis with Cheddar. We see how this process can be integrated into an industrial design flow at THALES Communications & Security (TCS), based on a Model-Driven Engineering (MDE) approach [34] .
The rest of the article is organized as follows. Some related works are presented in section 2. Section 3 exposes our work's context. Section 4 presents the SRP architecture properties for schedulability analysis. Section 5 lists the modeling and schedulability analysis requirements on our work. SRP modeling with MARTE is shown in section 6. Section 7 presents the Cheddar scheduling analysis tool. The mapping between a SRP MARTE model and Cheddar is given in section 8. The suggested solution is experimented on a SRP application in section 9 and we also give its evaluation in this section. Finally we conclude in section 10 and we list some future works.
RELATED WORKS
System performance analysis, and particularly schedulability analysis, has been extensively studied in the literature. The analysis flows that interest us consist of modeling the system with an Architecture Description Language (ADL) [20] and analyzing it with a schedulability analysis tool.
In [8] , a system modeled in the Architecture Analysis & Design Language (AADL) [9] is analyzed with Cheddar. AADL is derived from MetaH and it is possible to model both the software and hardware architecture of a RTES with this modeling language. Although AADL has been defined as a generic ADL, it is mostly used in the avionic domain due to its historical origins.
In [16] , the authors explore timing analysis with an AUTO-SAR-based [3] modeling language. The commercial SymTA/S [44] analysis tool is used for schedulability analysis. SymTA/S is based on compositional scheduling. Although less accu-rate in some cases, since its does not have a global view of the system, this technique is well adapted to system scalability [12] . The AUTOSAR ADL is dedicated to the automotive world. At the same time SymTA/S is tuned for the automotive industry, supporting typical domain specific buses like CAN or FlexRay.
EAST-ADL2 [7] has been extended with MARTE for schedulability analysis. Although the domain-specific language EAST-ADL2 uses a generic modeling language like MARTE for its schedulability analysis extensions, the suggested approach is applied on automotive systems.
Other works bridge MARTE system models with schedulability analysis tools.
RapidRMA [13] is a tool developed and commercialized by Tri-pacific Software. It is integrated into IBM's Rational Software Architect (RSA) [42] which supports the MARTE profile. In the RapidRMA model, software resources are mapped onto hardware resources. The analysis tool features rate monotonic and deadline monotonic analysis [17] .
Experimentation on using MARTE for schedulability analysis has been done through the MARTE to MAST [19] transformation tool. MAST [11] is an open-source schedulability analysis tool developed by the University of Cantabria. MAST allows to verify if the system will meet its timing requirements while also offering the possibility to see how close the system is to meeting these requirements. MAST main features are worst-case response time analysis, blocking time calculation, sensitivity analysis, and optimized priority assignment techniques. The MARTE model for MAST focuses on activity diagrams, transactions and activity triggers. This is well suited for end-to-end flow analysis [47] .
As explained in section 6, our MARTE model is different from the MARTE model used for MAST. We describe the architecture and we map it to resources. This is similar to the Rapid-RMA approach.
To our knowledge, no work has been done on the applicability of a MARTE/Cheddar-based approach for schedulability analysis in the specific SRP domain.
In the following sections we present the current modeling technologies and we characterize the SRP system in order to establish requirements on the modeling language and schedulability analysis tool.
CONTEXT OF THE WORK
The current modeling language used at THALES Communications & Security for SRP development is MyCCM [46] , an implementation of the CORBA Component Model (CCM) [23] . MyCCM uses a component-based approach. The SRP is modeled as inter-connected components that communicate through their ports implementing an interface. In MyCCM, it is possible to define a deployment plan by allocating the functional components onto threads and processes. The model is used to generate wrapper code for the components, i.e. Interface Definition Language (IDL) files and Component Deployment Plan (CDP) files. PrismTech proposes solutions for CCM (SpectraCX [31] ) and the modelers are used at THALES. This model-driven development tool is built above the Eclipse framework.
The SRP modeling guideline for schedulability analysis suggested in this paper, is based on the European ITEA project Validation-drivEn design foR component-baseD architEctures (VERDE) [48] . We use in particular the functional entities modeling from VERDE. Figure 1 highlights the analysis parts in VERDE that we have adapted for Cheddar. In this figure our contribution concerns the schedulability analysis.
SOFTWARE RADIO PROTOCOL
A Software Radio Protocol (SRP) is a radio protocol embedded in a radio equipment. A SRP is composed of one or several applications called waveforms that are running on a platform.
A waveform is composed of different software components that manage radio channel access technologies, radio protocol and routing. The waveform design may be separated into several functional layers following coarsely the OSI model [50] :
• PHY: Synchronization, data transmission/reception
• LINK: Protocol management
• NET: User packet handling
The platform offers services to the waveform. The platform is composed of:
• the Operating System (OS)
• the Hardware (HW)
Since the waveform is generally developed independently of the platform for interoperability issues, a waveform's performance analysis must be carried out on each platform. Performance analysis must investigate timing constraints and processor utilization.
In the next paragraphs we establish a list of the entities composing a SRP's waveform and platform. We also characterize the SRP's architecture from a schedulability analysis point of view.
Entities of a SRP
The SRP entities have been gathered into three groups: functional entities, OS entities and hardware entities.
Functional entities
The waveform is composed of functional entities which are the following:
Functional Component A set of functionalities and services that can be connected with other components sharing its interfaces. 
Port

Operating system entities
OS entities are elements composing the runtime for the waveforms. These entities are executable software units, memory spaces, critical resources, and their managers. The OS entities needed for analysis are:
Thread A software unit of execution in the OS.
Process Threads are allocated onto processes. While being a unit of execution itself, a process is defined as a memory space in our work.
Scheduler The different units of execution are scheduled according to a policy defined by the scheduler in the OS. Note that several schedulers may be present in the model.
Shared
Resource A shared resource is one that is accessed concurrently by different units of execution. They are protected with a protocol implemented in the OS.
Buffer A buffer is a resource used in the producer/consumer pattern. E.g. one thread writes periodically into a FIFO buffer while another thread reads periodically from it.
Hardware entities
Key hardware resources also need to be identified for the analysis tools. The degree of details of the hardware model also depends on the schedulability analysis tool. In a first step, we consider a simple hardware model composed of the following entities:
Processor The Central Processing Unit (CPU) is a key element in the platform model as it executes the threads.
Core A core is a computing resource. A processor may contain one or several cores (monocore and multicore processors).
Cache A cache is a memory shared by processors and cores. L1 caches are shared by cores and L2 caches are shared by processors.
Architecture Properties for Schedulability Analysis
Several works have been done on schedulability analysis at the PHY layer [45] . Threads have a periodic nature and the application is a signal processing one. With such properties, the analysis is made much more easier because signal processing and multimedia applications can be abstracted as data-flow applications. Unfortunately what stands true at the PHY layer is not necessarily true at LINK and NET layers. The architecture properties related to schedulability analysis are:
Heterogeneous Platforms SRP platforms are heterogeneous and threads run on different partitions, on different processors. This partitioning is due, in particular, to security issues (separation of critical and noncritical data) [5] .
Scheduling Policy Scheduling policies are fixed prioritybased and preemptive for the LINK and NET layers.
Execution time Execution times are variable and non-cyclic. E.g. Quality of Service (QoS) and the state in which the system is, influence the threads' execution time.
Thread Activation Pattern Not all threads in the LINK and NET layers are triggered periodically. Some threads may also be activated on event arrival. Threads may have a latency between its activation and its real execution. Threads in the system are not necessarily activated at the same time.
Thread Deadline Some threads are activated periodically but their execution may span over several periods, e.g. non-critical threads for radio stations synchronization.
Data flow and control flow Several data and control flows transit in the system, going through several functional components. Verifying that these flows finish before a defined deadline is a key issue.
Thread communication Communication between threads may be synchronous or asynchronous.
Resource Standard protocols (e.g. PCP, PIP [37] ) for mutual exclusion are used to protect shared resources access between threads. This depends on the used platform and the protocols may not be used or implemented on certain platforms.
Following our work's context presented in section 3 and the SRP presentation in section 4, we have established the requirements on the modeling and schedulability analysis of a SRP. Table 1 lists the modeling requirements. These modeling requirements meet the current software engineering practices at THALES, extended with the modeling of elements required for schedulability analysis. Table 2 lists the schedulability tool requirements. 
MODELING AND ANALYSIS REQUIRE-MENTS
MREQ2
Modular platform model: Platform entities must be separated into several layers for modularity.
MREQ3
Push-button logic: The proposed schedulability analysis method must not need extended expertise in the real-time scheduling theory.
MODELING A SRP WITH MARTE
In the previous sections, we exposed the modeling context of the work, the architecture entities and its schedulability properties. We now present our contribution on SRP modeling for schedulability analysis with the UML MARTE profile.
A UML profile is a mechanism that extends UML for a specific domain. As a profile is a generic extension of the base modeling language, it does not contradict the original language's semantics. Concretely, a UML profile is implemented as a set of stereotypes, tag values, and constraints applied to elements inside UML, e.g. classes, operations, activities, interactions. A stereotype is a mechanism to extend the UML vocabulary by defining a UML element as something specific for a domain, with specific attributes.
The MARTE UML profile extends UML to add support for modeling elements and concepts that are specific to RTES. The MARTE profile is composed of several sub-profiles to represent different concepts of a RTES at different levels of abstraction of the real system. 
SREQ2
Processor context switch overhead must be supported.
SREQ3
Hierarchical scheduling must be supported. Spatial distribution (allocation of threads on processes on processors) must be supported.
SREQ4
Highest Priority First scheduling policies must be implemented. SREQ5 User can express specific schedulers.
SREQ6
Specific priorities assignment can be implemented. SREQ7 User can express specific thread parameters. SREQ8 Variable execution times can be specified.
SREQ9
Periodic, sporadic and aperiodic dispatching protocol must be supported.
SREQ10
Dynamic/static jitters and offsets for task release time must be supported [27] . SREQ11 User can express specific thread release time.
SREQ12
User can assign any values for thread deadlines.
SREQ13
End-to-end timing analysis must be implemented. SREQ14 Thread precedencies must be supported.
SREQ15
Blocking and non-blocking communications must be supported.
SREQ16
Shared resources between threads must be supported.
SREQ17
Standard shared resource protocols must be implemented.
SREQ18
Resource access duration by threads can be specified.
As MARTE is a big profile, with scarce guidelines for the designer [2] [32], it can become confusing to decide how to model a system in MARTE. Especially since many methods are possible and best practices are not always evident. It is thus important to define a guideline to model the RTES with MARTE for a specific kind of analysis. MARTE acts as a framework to define the modeling guideline.
In section 4.1, we have decided to separate the entities into three categories: the functional waveform, the OS, and the hardware. Figure 2 gives the corresponding model packages. In the following paragraphs we expose our guideline for modeling the entities with MARTE sub-profiles. The sub-profiles are presented first before we show how we use them. The associations between the different entities are also explained at the end.
Waveform Modeling
The Generic Component Model (GCM) sub-profile addresses designer needs in applying the component-based model paradigm. Its main contribution to our model relies in the annotations it provides to model the component's ports.
High Level Application Model (HLAM) is a sub-profile that provides designer with facilities to annotate their model to represent high level artifacts such as set of functionalities in a block. 
Operating System Modeling
The General Resource Modeling (GRM) and Software Resource Modeling (SRM) sub-profiles have been used to model the OS entities. GRM enables execution platform modeling and provides the foundations needed for a more refined modeling of both hardware (Hardware Resource Modeling) and software (Software Resource Modeling) resources.
Designing a multitasking application is based on a RealTime Operating System (RTOS) that offers resources through Application Programming Interfaces (API). The SRM subprofile offers artifacts to model the support provided by the RTOS, i.e. its API. SRM has been built upon observing elements present in several standard RTOS API (POSIX, OSEK/VDX, ARINC 653) and RTOS (VxWorks, RTAI, QNX). 
Hardware Modeling
The Hardware Resource Modeling (HRM) sub-profile has been used to model hardware entities. The HRM sub-profile provides several stereotypes to model the platform hardware through three different views: a high-level architectural view, a specialized view and a detailed physical view. We have decided to stay at a high-level architectural view with enough annotations needed for analysis. This is because our goal is to have a first estimation of the application's performance on a platform, without the need for the system engineer to supply too much detail on the hardware components. Figure 5 enumerates the stereotypes in the HRM subprofile needed for our model. Table 5 maps the different hardware resources to their stereotyped UML elements in MARTE.
Associations Between Entities
Specific UML associations (e.g. Abstraction, Usage) stereotyped with MARTE are used to represent the relationships between the entities of each category. Each association has 
L1 Cache
Property of the core typed with the Component stereotyped HwCache from HRM a client and a supplier depending on the role of each end. UML interactions are also used to represent the relationships, which are shown in different views:
Spatial Distribution View The spatial distribution view links the functional entities to the OS entities and the OS entities to the hardware entities. Concretely the spatial distribution view shows how entities at different levels are allocated onto one another. An allocation is a UML Abstraction stereotyped Allocate from MARTE. The UML Abstraction has a client (the element that is allocated) and a supplier (the element that is allocated onto). The different possible allocations are listed in Table 6 .
Critical Resource Usage View
The critical resource usage view shows how threads use shared resources and buffers. A resource usage is a UML Usage stereotyped ResourceUsage from the MARTE GRM subprofile. The UML Usage has a client (the resource user) and a supplier (the resource used). Through the ResourceUsage stereotype, we can specify the resource usage time. We use a UML Constraint stereotyped TimedConstraint from the MARTE Time sub-profile to specify the resource usage start time in the thread's execution time. The UML Constraint constrains the UML Usage.
Dependency View Communications between entities are
represented through a dependency view that is a communication diagram in UML. In the communication diagram, a UML Lifelines represents a thread or a buffer. A dependency is established between two entities if there is a UML Message between the two UML Lifelines representing the entities. The direction of the message matters while establishing the dependent and dependable roles. The functional component contains a thread triggered by events.
Port Thread
The port's operations are handled by a thread triggered by calls to any of the operations.
Operation Thread
A specific operation is handled by a thread triggered by a call to the operation.
Thread Process
A thread is executed in the context of a memory partition (process).
Shared Resource Process
A shared resource is located in a memory partition.
Buffer Process A buffer is located in a memory partition.
Process Processor
The threads of a process are executed on a processor. At least one process exists for each processor.
CHEDDAR, AN ADA SCHEDULABILITY ANALYSIS TOOL
Cheddar is an open-source schedulability and timing constraints analysis tool developed and maintained by the University of Western Brittany/Lab-STICC since 2001. From 2008 and onward, Ellidiss Technologies participates in the tool's industrial distribution by providing industrial support [8] .
System and architecture models can be analyzed in Cheddar using the AADL standard or the tool's own design language. The Cheddar analysis environment includes two main elements: a graphical editor and a core analysis framework. The graphical editor helps the designer to describe the realtime system architecture to be analyzed. The core analysis framework includes the different scheduling algorithms, feasibility tests, and analysis found in the real-time scheduling literature.
The core analysis framework is composed of a simulation engine and a feasibility tests analyzer. It can be seen as a library of tests and analysis methods that the designer can choose to verify timing constraints.
When no analysis is applicable to a system's task model and scheduling policy, this does not mean that important properties of the system cannot be found, e.g. the system's non-schedulability. The Cheddar simulator provides features for these kind of systems. Furthermore the simulator can be coupled with another one of Cheddar's key feature: the modeling of user-defined parameters for tasks and the implementation of user-defined schedulers. The system can then be analyzed by simulations.
Cheddar is partly generated from a meta-model with a model-driven process [30] . The Cheddar meta-model is defined in EXPRESS [24] , a modeling language. Figure 6 shows the Cheddar meta-model. For the sake of space and clarity, class properties and child classes are not present in the diagram. Cheddar is implemented in Ada and runs on Unix-based OS (Solaris, Debian Linux) and Windows.
From the Cheddar model, we have defined the transformation rules between MARTE and Cheddar in the following section.
MARTE TO CHEDDAR TRANSFORMA-TION
Model transformation [35] is part of MDE and it ensures the consistency between different models. In model transformation an appropriate model (i.e. conform to the input meta-model) is used as input for the transformation tool. The tool's output is a model conform to the output metamodel. The output model represents complementary information of the system on a different level, in a different view or for a different use.
Our work is based on the first transformation [18] developed by THALES. This transformation was implemented as a IBM RSA plug-in. Several Cheddar entities are not taken into account in this work (e.g. multicore processor) and we have modified it for SRP analysis. Table 7 lists the mapping of MARTE entities to Cheddar entities. The MARTE to Cheddar transformation has been implemented as an Eclipse plug-in using the Papyrus [28] modeler and its MARTE implementation. The size of the Eclipse modeling ecosystem is large, with numerous tools and modelers implemented using the Eclipse Modeling Framework (EMF) [41] , [28] , [42] , [6] , [40] . Industrial modeling tools like SpectraCX [31] are also built upon Eclipse. We choose an Eclipse-based implementation for integration with tools used at THALES. Experiments on the system's modeling and transformation to Cheddar are presented in the following section.
EXPERIMENT
In order to test our SRP schedulability analysis method in an industrial context, we decided to experiment with a system's simulation developed at THALES.
Software Radio Protocol Case-Study
The IP TDMA-Based Protocol (ITBP) protocol has been designed to expose and demonstrate the main constraints encountered in modern protocols designed at THALES. ITBP is IP-based and uses Time Division Multiple Access (TDMA) [4] for radio channel separation. In TDMA, time is divided into several time slots. At each slot a station has an action to perform and the mapping between the actions and the time slots is called a TDMA allocation. As explained in section 4, the system's waveform design follows the OSI model. Figure 7 shows the different layers in the waveform. 2. RLC PDU are handled and segmented into MAC PDU before being stored in the MAC.
3. A tick from synchronization source (e.g. GPS) indicates the start of a new slot.
4. The current slot type and next one are checked according to the slots allocation.
5. PDU stored in the MAC is passed to the PHY for transmission over air on the next slot.
6. Received data is transferred from the PHY to the IPCS.
7. The system is prepared for the next slot.
Figure 6: Cheddar Meta-Model
The waveform is deployed on a platform with five threads. Figure 8 summarizes the threads' shared resources and communication dependencies. The threads' detailed properties are given in table 8. Table 9 shows the shared resources and their usage. The shared resources are protected by Linux's default FIFO mutex protocol, i.e. there is not protection against priority inversion [37] . 
Experiment Setup
The setup for the ITBP simulation that we have used to study its schedulability is shown in figure 9 . Three PC are connected through a central hub. PC-1 and PC-2 each run a ITBP protocol while PC-3 (called the "Communication Server") plays the role of a network clock, i.e. it broadcasts ticks to PC-1 and PC-2. PC-3 also manages data routing, i.e. PC-1 and PC-2 send their packets to PC-3 which redirects the packets to the correct station.
On PC-1 and PC-2 the ITBP protocol is launched as a virtual network interface (called itbp) that reads packets coming from the main eth0 interface. The packets coming from eth0 are in the ITBP proprietary format. An user application reads the assembled IP packets from the virtual itbp interface by using the virtual address 192.170.0.x. It also sends user data to another station by sending to a virtual address. For our experiment we used VLC [49] to stream a video between PC-1 and PC-2.
The ITBP protocol is run on a quad-core PC with Ubuntu Linux. At start up, the taskset command is used to set the PID 1 process core-affinity to 0-2. This core-affinity is inherited by all child processes spawn by process 1. Core 3 is then available to run ITBP alone. Only system processes still persist on core 3 as these processes are duplicated on all cores during kernel boot.
The ITBP threads are POSIX threads with properties SCHED FIFO and PTHREAD SCOPE SYSTEM. The first property ensures that the threads are scheduled with a fixed priority-based scheduler, i.e. they can only be preempted by other SCHED FIFO threads and system threads. By setting the threads' scope to system scope, they are scheduled as system threads.
MARTE Model
The system's MARTE model's diagrams are shown in the appendix section. With respect to section 6, the waveform has been modeled as inter-connected components in UML MARTE. Figure 14 gives a cut view of the MAC sub-layer. Figure 15 shows the spatial distribution view with elements present in the execution platform (OS and hardware). Figure 12 shows the shared resource usage by the threads. Figure 13 shows the threads communication dependencies through the UML communication diagram.
Analysis Evaluation
In the following sections we present and analyze three significant results given by the conducted experiment. In order to evaluate Cheddar's analysis results on the described system, we used execution trace coming from code instrumentation 3 .
Software Design Mistake
A first analysis was done by injecting the data in table 8 directly into the MARTE model and generating the matching Cheddar model. A model where all threads are periodic (sporadic threads are abstracted as periodic threads), start at the same time, and run at their full capacity (WCET), is generated. With this model, feasibility tests based on processor utilization and response time can be done. Table 10 shows the Worst Case Response Time (WCRT) given by Cheddar through feasibility tests. Figure 10 shows the measured response times distribution for CommunicationManagementTask and TickObserverTask (the threads with deadlines). When comparing the results, we see that the TickObserverTask exceeds the predictions. Note that the small IPPacketSendingTask measured response time is explained by the fact that we did not instrument system functions so we could not capture the exact arrival of an IP packet. As this thread does not have a hard deadline, this issue is not important for our experiment.
This difference can be explained by a software design mistake. The CommunicationManagementTask 's inactive time represents the time it waits for a message from the Communication Server (PC-3). During this time the other threads with lower priority can run. The CommunicationManagementTask still locks the SlotProcessQueue shared resource during its wait. This blocks in turn the TickObserverTask when it wants to access the resource. Since the wait time (equal more or less to the CommunicationManagementTask 's 5000µs period) is much greater than the threads' execution time, the TickObserverTask takes in average 5000µs to complete. As it cannot finish during the CommunicationManagementTask 's wait time, this latter thread is blocked when it wants to access the NextSlot shared resource on its next iteration. TickObserverTask thus impacts on the CommunicationManagementTask 's response time. Blocking a resource for any arbitrary time (e.g. during a thread's inactive time) can not be modeled directly with Cheddar.
We modify the original model in order to verify our assumption on the design mistake.
The modification consists in first applying the lowest priority to the TickObserverTask. This is not far from reality since: (1) this thread already has a lower priority than the IPPacketSendingTask, (2) DwellReceiverTask is always activated before in the scenario we analyze, and (3) RLCPDUSendingTask does not have a hard deadline so it is more important for its execution time to reflect on the TickObserverTask 's response time.
The second step consists in adding a new thread, called SleepTask in the rest of the paper, that is higher in priority than the TickObserverTask but lower than the other threads. SleepTask 's execution time is computed with the following equation:
Where C(i) is the i thread's capacity, P (i) is i thread's period, St(i) is i thread's release time.
St(SleepT ask) is computed as the following:
Where hp(i) is the set of threads with higher priority than the i thread, and Si(r) is the time the i thread starts using shared resource r. With the data in table 8 and 9, we get C(SleepT ask) = 952µs and St(SleepT ask) = 4048µs. The SleepTask will thus preempt the TickObserverTask when it wants to access the SlotProcessQueue. The preemption lasts until the CommunicationManagementTask is ready to run again, thus simulating the fact that SlotProcessQueue is still locked during CommunicationManagementTask 's downtime.
The last step of the modification is to change the release time of the SleepTask so it preempts the TickObserverTask at the exact moment it wants to use the SlotProcessQueue shared resource. TickObserverTask and DwellReceiverTask 's release times have also been changed for more accurate computed WCRT. With this new model it is not possible to apply feasibility tests because of the different release times. We thus do a simulation on a time span of 2 slots, i.e. 10000µs. All threads are still kept periodic to make sure that they have the maximum impact when computing WCRT. Note that the modification only works for computing response times on a time span of 2 slots. TickObserverTask will start later in its second activation, having delayed CommunicationManagementTask, but SleepTask 's release time and capacity cannot be modified. Table 11 shows the computed WCRT from simulation. figure 10 , we see that the results given by simulation, with the more realistic system model, are consistent. This validates our assumption on the design mistake.
The currently suggested MARTE modeling, very near the Cheddar model in its platform design, is limited since an extra modification needed to be done to represent the real system behavior. Furthermore Cheddar's own model is limited as, even with the modification, the simulated behavior only stands true for a limited time span in the case of our experiment.
Missed Deadline
From the simulation by Cheddar, we see that there is at least one case where the TickObserverTask misses its 5000µs deadline. This has also been observed in the application's execution, where the thread's maximum observed response time is 5387µs, the average being 5058µs. In reality the system still works because this is a soft deadline. Furthermore not all threads actually run at their WCET, i.e. lateness in certain threads may be compensated by threads running faster in the next slot. The only hard deadline concerns the CommunicationManagementTask. As long as this thread's response time does not exceed 5000µs, the system works.
We have noticed that there are no feasibility tests implemented in Cheddar for the thread synchronization of our case-study. This justifies the use of the simulator.
Priority Inversion
Another interesting result comes from the Cheddar priority inversion detection tool. Cheddar detects CommunicationManagementTask has a priority inversion from 5329 to 7950. 5329 corresponds to the time at which CommunicationManagementTask wants to access NextSlot and we have:
We remind that in the modified task model we used, TickObserverTask has the lowest priority, this is why it is preempted by RLCPDUSendingTask too. From the execution traces on the real application, we see that this priority inversion does happen with the IPPacketSendingTask. The Gantt chart in figure 11 illustrates this issue. The priority inversion is not surprising as there is no protocol (e.g. PCP, PIP) implemented in un-patched Ubuntu Linux to prevent this phenomenon. The implementation thus need to be deployed on a platform with a real-time OS that supports priority-inversion prevention. 
Analysis Evaluation Conclusion
In conclusion of our experiment, we can state that we have found a software design mistake in the case-study SRP. The mistake have been detected by comparing analysis results with real measurements. An assumption on the design mistake has been verified with a modified model. With the modified model, the Cheddar schedulability analysis tool gave consistent results. From the results we see that there is at least one case where a task misses its deadline, a characteristic which has been observed in the execution traces. Finally we also detected that there is at least one case where there is a priority inversion. This phenomenon has also been observed in the execution traces. Such analysis in design phase makes it possible to warn of the importance of priority-inversion prevention mechanisms when choosing a platform for the waveform.
CONCLUSION AND FUTURE WORKS
In this paper we have studied the applicability of the real-time scheduling theory on an industrial Software Radio Protocol. We have suggested a solution to apply this theory on a SRP, using a Model-Driven Engineering approach. Our solution uses the UML MARTE profile and the Cheddar schedulability analysis tool. We first analyzed the SRP architecture and its properties for schedulability analysis. Afterwards we defined requirements on the modeling and schedulability analysis. We then modeled the SRP in MARTE and transformed the model to a Cheddar model in order to analyze the system's schedulability. To evaluate the tool's analysis results, we have compared the data with our own measurements on the THALES SRP. We have shown that simulation results from Cheddar are consistent if specific modifications are used to express accurately the system's behavior. The suggested MARTE modeling thus needs to be extended to make it easier for system engineers to express complex thread semantics and interactions.
We plan to work on the following topics in the future. We would like extend the MARTE modeling to include sequence diagrams to describe particular scenarios to analyze. The transformation would then evaluate the diagrams in order to create an accurate Cheddar model.
The tool itself may also need to be extended to express complex semantics and interactions. We have noticed the following lacks in the Cheddar model and the implemented theory: defining an instant for a thread dependency (i.e. the dependent thread does not have to wait for the entire execution of the depended thread), aperiodic burst activation, thread dependency with different periods for dependent and depended, arbitrary time values (e.g. a thread using a shared resource longer than its capacity).
Most SRP developed at THALES are Software Defined Radios (SDR) [21] . These systems are conform to the Software Communications Architecture (SCA) [14] . The SCA adds several mechanisms for interoperability (e.g. middlewares, CORBA [25] ) to the platform which make schedulability analysis difficult to do [34] . Implementing the semantics of a software communication bus in Cheddar, and exploring its influence on the analysis results, is part of our future works.
Furthermore the generic task model used in this paper is much too restrictive for analysis of LINK and NET layers. Several works on extending the classical task models have been done [22, 1, 45, 10, 33, 43, 15] . We would like to extend our task model by exploiting the radio channel access protocol's time division nature. By using the time slots allocation, we would like to predict future execution times of tasks instead of using a constant WCET. This is to get less pessimistic analysis results and exploit the prediction for Dynamic Voltage and Frequency Scaling (DVFS) [29] features.
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